Abstract-We present a detailed semi-analytical investigation of the transient dynamics of gate-all-around (GAA) chargetrap memories. To this aim, the Poisson equation is solved in cylindrical coordinates, and a modification of the well-known Fowler-Nordheim formula is proposed for tunneling through cylindrical dielectric layers. Analytical results are validated by experimental data on devices with different gate stack compositions, considering a quite extended range of gate biases and times. Finally, the model is used for a parametric analysis of the GAA cell, highlighting the effect of device curvature on both program/erase and retention.
Semi-Analytical Model for the Transient Operation
of Gate-All-Around Charge-Trap Memories
I. INTRODUCTION
T HREE-DIMENSIONAL architectures appear today as viable solutions for the integration of nonvolatile memory cells in terabit arrays [1] - [6] . In particular, the gate-all-around (GAA) charge-trap (CT) (GAA-CT) cell with a vertical channel is considered one of the most promising structures for future NAND Flash technologies, showing improved program/erase and retention performance with respect to planar devices [7] - [10] . Moreover, thanks to the reduction of corner and fringing field effects during both program/erase and read, GAA-CT cells allow more uniform trapped charge distributions in the storage layer and steeper incremental step pulse programming transients than planar cells [11] , [12] .
Given their interesting performance, GAA-CT cells have been investigated by many 1-D numerical models, exploiting the cylindrical symmetry of the device [13] , [14] . However, these approaches rely on numerical solutions of the electrostatic and tunneling equations and may lack computational efficiency. The aim of this paper is instead to present an accurate yet simple semi-analytical model for both the program/erase and retention dynamics of GAA-CT memory cells. The model is based on an analytical solution of the Poisson equation in cylindrical coordinates and on a modified Fowler-Nordheim (FN) formula for the tunneling current. Results are validated against experimental data for different gate stack compositions. Then, a detailed analysis of the GAA-CT cell performance is presented, investigating the program/erase and retention transients as a function of the parameters of the cylindrical structure and highlighting the effect of device curvature. Owing to the computational efficiency and the accuracy, the model represents a useful tool for the investigation of the ultimate performance of GAA-CT memory devices.
II. PHYSICS-BASED ANALYTICAL MODEL
In the following, we will refer to a template cylindrical MONOS device, assuming the following parameters: substrate radius r 0 = 3 nm, bottom-oxide thickness t bot = r bot − r 0 = 4.5 nm, nitride thickness t n = r n − r bot = 6 nm, and top-oxide thickness t top = r top − r n = 7 nm. Aluminum was assumed for the gate. For the sake of generality, different dielectric constants will be considered for the bottom and top oxides and for nitride ( bot , top , and n , respectively), although final results will consider bot = top = ox (the SiO 2 dielectric constant). Axial symmetry is assumed, and the model is developed only as a function of the radial coordinate r, thus precluding the possibility to deal with any potential difference between source and drain of the memory cell in the longitudinal direction. Some concerns about the applicability of a 1-D (radial) model may arise when the gate length reaches values small enough to make the short-channel effects [15] , [16] nonnegligible. However, GAA-CT memories are designed for a 3-D integration in vertical arrays [2] with the aim of achieving high densities per wafer without an excessive reduction of the gate length.
A. Electrostatic Solution
The electrostatics of the GAA cell can be straightforwardly calculated by solving the Poisson equation in cylindrical coordinates
where q is the electron charge, V (r) is the electrostatic potential along the radial coordinate, and n t (units: cm volumetric trapped electron density in the nitride, which is assumed constant. The Heaviside functions H in (1) are used to include electron trapping in the nitride volume only and not in the oxide layers. We initially neglect the potential drop in the silicon substrate, whose impact will be addressed in Section II-D, and integrate (1) to obtain V (r) in the bottom oxide, nitride, and top oxide (namely, V bot (r), V n (r), and V top (r), respectively), when a gate bias V G is applied to the gate contact
where explicit expressions for the constants C i (i = 1−3) are given in the Appendix. Note that (2) has been obtained considering a grounded silicon surface and applying the continuity of the potential and of the electric displacement vector (Gauss law) at the interface between the different materials. From (2), the electric field in the device regions results in Fig. 1 shows a comparison between the electrostatics of the template GAA MONOS cell (solid) and of a planar CT cell having the same thickness of the gate dielectrics (dashed) in the case of V G = 12 V and neutral nitride (i.e., n t = 0). As shown in (3) and differently from the planar case, the electric field is not constant in the GAA dielectrics, with a maximum value F i located at the substrate/bottom-oxide interface [see Fig. 1(a) ]. The maximum value is about three times larger than that in the planar device, allowing a strong improvement of the programming dynamics [17] - [19] , as will be discussed in Section II-C. This is further shown by the energy-band profile in Fig. 1(b) , where a thinner barrier for electron tunneling clearly appears in the cylindrical case. Note also that the electric field in the top oxide is lower in the GAA case, suggesting a lower electron leakage from the nitride to the gate during programming. The maximum electric field F i of the template GAA cell is shown in Fig. 2 as a function of t bot (with fixed t n and t top ), assuming a constant V G /EOT = 10 MV/cm, where EOT = ox (t bot / bot + t n / n + t top / top ) is the equivalent oxide thickness of the planar dielectric stack. An increase of F i with t bot clearly appears, representing a main feature of the cylindrical system. Moreover, the field increase is enhanced as the substrate radius is reduced, suggesting the possibility of an improvement in both the programming and retention dynamics.
From (3), the threshold-voltage shift ΔV T resulting from electron storage in the nitride volume can be easily calculated as the increase of V G required to restore the same F i present in the cell when n t = 0. From a straightforward analysis of (3) and of the coefficient C 1 given in the Appendix, we obtain
This equation directly provides ΔV T after uniform electron storage in the nitride and allows the extraction of the capacitance per unit length in the wire direction (C NG ; units: F/cm) between the centroid of stored electrons and the gate
where Q = −q r n r bot 2πrn t dr is the stored charge per unit length in the nitride (units: C/cm). Fig. 3 shows, however, that a rather negligible error occurs if C NG is calculated assuming the trapped electron centroid in the middle of the nitride layer, i.e.,
Finally, it must be pointed out that the maximum electric field is located at the substrate/bottom-oxide interface even for negative V G . This enhances the hole tunneling current from the substrate to the nitride during erase, as will be discussed in Section II-C. In addition, the quite lower electric field at the gate/top-oxide interface should prevent electron injection from the gate, therefore relieving the erase saturation issues [19] .
B. Tunneling Current Calculation
When quantization effects are accounted for in a cylindrical geometry, the energy eigenvalues are given by [20] 
where λ l,i is the ith zero of the lth-order Bessel function. The electron concentration per unit length on each level n l,i is given by
where F −1/2 is the Fermi-Dirac integral of order −1/2, g l = 1 for l = 0 and 2 otherwise, and m * D is an "effective" densityof-state mass in the axial direction. Its value was computed requiring that the quantum charge concentration approaches the classical value for large quantization radii. In our case, we have chosen m * = m l (the longitudinal mass of silicon), obtaining m * D = 36m 2 t /m l (m t is the silicon transverse mass). We have verified that the choice of m * affects the results by less than an order of magnitude, which is good enough for our purposes. The tunneling current density (cm −1 ) can now be calculated as
where T l,i is the tunneling probability and τ l,i is the inverse of the attempt frequency. The tunneling probability is computed with the transfer-matrix method, following the work in [21] , while for τ l,i , we have taken the radial round-trip time, adopting the same approach as in a planar geometry (which is somewhat justified by the similarity between the cylindrical and planar tunneling times reported in [22] ). Such a numerical approach may become unsuitable when fast evaluation of the device performance is needed; for this reason, a simplified WKB approximation mimicking a planar behavior has been proposed [13] . We instead follow an ap- proach similar to [23] and analytically express J n via an FN equation [24] , [25] 
where A and B are constants including the physical parameters of the potential barrier and F eq is an effective electric field. Its value can be computed requiring that the tunneling probability through the effective triangular barrier equals the one through the hyperbolic barrier given by (2) . An analytical expression for F eq can be obtained via the WKB approximation, leading to (see sketch in Fig. 4 )
where E c is the conduction-band energy profile, E FN is its triangular approximation, and r 1 and r 2 are the tunneling distances. The result is
where Φ B = 3.1 eV is the electron tunneling barrier height (only tunneling from the bottom of the band is assumed for simplicity). instead, a departure from this relation is observed, due to a change in the tunneling regime from FN to direct tunneling. This region is not addressed in our analysis, as the resulting tunneling currents are too low to meet the programming specifications of nonvolatile devices. Fig. 5(b) shows, in addition, that the straight line describing the F eq -versus-F i relation shifts toward higher F i values when r 0 is decreased and can be fitted by
where V 0 = 1.2 V. Fig. 6 shows a comparison between results obtained via (9) and (10). To achieve a better fit, however, the FN equation was not applied to J n but rather to the areal current density at the oxide/nitride boundary
Note that a very good fit is achieved in the investigated range of t bot = 3 and 6 nm and r 0 ranging from 3 to 10 nm and beyond (the structure more closely resembles a planar one as r 0 increases). Moreover, the parameter values A ≈ 10 −7 A · V −2 and B ≈ 215 MV · cm −1 are basically the same as those extracted from planar structures. This is a consequence of the adoption of the effective field (12), which captures the main effect of the curvature on the tunneling barrier. The previous analysis was then extended to hole tunneling under negative V G , yielding the following fitting parameters for (13) and (14): V 0 = 1.5 V, B ≈ 275 MV · cm −1 , and A about a factor of two smaller than the electron value. However, it is worth pointing out that the reported values of A depend on the adopted approximation and parameter values and should not be regarded as definitive.
C. Transient Dynamics
Once analytical solutions for the electrostatic and tunneling problems are known, the program transients of the GAA-CT cell can be calculated with the following equation [26] : (15) where N t is the trap density in the nitride (units: cm −3 ), σ n is the electron trapping cross section (units: cm 2 ) , and e n is the Poole-Frenkel emissivity (units: s −1 ) from filled nitride traps
Here, ν 0 is the attempt-to-escape frequency from nitride filled traps (units: s −1 ), E T is the trap depth from the nitride conduction band, F n is the average electric field in the nitride, and β is the Poole-Frenkel coefficient [27] . Note that (15) assumes that all the empty nitride traps see the same tunneling current, i.e., it neglects both distributed trapping along the nitride thickness and electron transport in the nitride conduction band, which were shown to barely impact the program operation of planar cells [26] . As a consequence, traps are concentrated in the middle of the nitride, and conservation of J n leads to a correcting factor r bot /(r bot + t n /2) in (15) . Fig. 7(a) shows the calculated programming transient on the template GAA MONOS cell at V G = 12 V, assuming N t = 6 × 10 19 cm −3 , σ n = 5 × 10 −13 cm 2 , and ν 0 = 5 × 10 8 s −1 . The programming dynamics are faster when r 0 is reduced, owing to a larger F eq (hence J n ), as shown by (13) and in Fig. 2 . This effect overrides the decrease of ΔV T that is predicted by (4) for smaller r 0 and fixed thickness of the dielectrics.
To describe the erase operation, (15) was modified according to
σ r n t − e n n t (17) where σ r is the electron/hole recombination cross section (units: cm 2 ). Note that (15) and (17) do not have an analytical solution. However, they can be directly solved discretizing the time variable and updating the electric field (and, in turn, J n , e n , and J p ) at each time step. Fig. 7(b) shows the calculated erase transients at V G = −12 V for different r 0 's when assuming E T = 1.5 eV and σ r = 5 × 10 −13 cm 2 . Also in this case, faster ΔV T dynamics appear when reducing r 0 , owing to the larger F eq . The roles of holes and electrons on the erase transients are shown in Fig. 8 , where the trap emptying rates given by hole recombination (J p σ r n t /q) and electron emission (e n n t ) at the beginning of the erase transient (ΔV T = 6 V and V G = −12 V) are shown as a function of r 0 . Considering typical values of E T = 1.2−1.8 eV [14] , [19] , [26] , electron emission appears as the dominant erase mechanism for large r 0 , while hole injection gains importance for small radii, due to the increase of F eq and J p . The value of r 0 marking the transition between the two mechanisms decreases as lower E T is considered, due to the larger emission rate given by (16) .
Finally, note that (17) can be also used to investigate the retention transients. Typical results at T = 85
• C are shown in Fig. 9 , where the ΔV T loss from the programmed state appears to depend strongly on E T and more weakly on r 0 . This is due to the dominant role played by electron emission from the nitride over hole injection from the substrate, as evident in Fig. 10 , where the trap emptying rates given by hole recombination (J p σ r n t /q) and electron emission (e n n t ) at the beginning of the retention transient (ΔV T = 6 V and V G = 0 V) are shown as a function of r 0 . 
D. Substrate Effects
Detailed analysis of the electrostatics of GAA MOSFETs [28] , [29] showed that the surface potential saturates at around 0.6 V for increasing V G , with rather negligible dependence on r 0 . As a consequence, a first-order account of both the potential drop in the substrate and the built-in potential derived from the work-function difference between the metal gate and the silicon can be obtained by adding a correcting factor to the gate bias V G . Such a term should be constant for programming and longterm retention, while a dependence on V G should be included for cell erase. In fact, the potential profile in the substrate strongly depends on the hole supply mechanism during the short erase pulses, which is related to the carrier generation process. This may depend on physical cell details, such as source/drain junction doping, and its accurate inclusion is not straightforward even in advanced models [14] . As a result, we followed the approach in [19] and adopted a linear increase of the surface potential with V G .
III. MODELING RESULTS
The model will now be compared with experimental data on GAA SONOS cells taken from the literature to assess its validity. A parametric analysis of the program, erase, and retention performance of GAA-CT memory devices will then be presented, focusing on the dependence on r 0 . Fig. 11 shows a comparison of our model results with experimental data for the program/erase transients of a GAA SONOS cell with r 0 = 3 nm and oxide/nitride/oxide layers of 6/5/8 nm [19] . A reasonably good agreement appears, using the following parameters:
A. Comparison With Experimental Data
, and E T = 1.5 eV. Note that the mismatch between data and modeling results during programming at V G = 18 V can be attributed to a reduction of the trapping efficiency at large bias, as previously reported in [26] , which is not included in the current model. Moreover, at the shortest times experimentally investigated in the figure, the possibility for spurious delays to compromise the pulse shape reaching device gate should be accounted for.
Recently, the employment of high-k dielectrics in conjunction with a metal gate has been shown feasible for the GAA technology [10] . Fig. 12 shows that a good agreement between modeling and experimental results is also achieved for a GAA TAHOS (TaN/Al 2 O 3 /HfO 2 /SiO 2 /Si) cell having r 0 = 12 nm and an A/H/O gate stack of 10/7/5 nm (data taken from [10] ; see this paper for more details on the device structure). Parameter values used for modeling are
5 eV, top = 10 0 , and n = 18 0 , where 0 is the vacuum dielectric constant. Note that we have considered the alumina as an ideal dielectric, neglecting any possibility of charge trapping in this layer. Previous works [30] - [32] have shown that alumina trapping may play a role for long pulse durations, when large ΔV T is reached. This can slightly impact the evaluation of N t , without changing the overall conclusions. Although our model can be straightforwardly extended to include the trapping in the top oxide layer, this is beyond the scope of this paper. These results confirm that the simple model can reproduce the main features of the program/erase dynamics on different GAA-CT cells and can be used as an easy-to-implement tool for device optimization.
B. Parametric Analysis of GAA-CT Cells
We first investigated the impact of r 0 and t bot on ΔV T after a 1-ms program or erase pulse on the template GAA-CT cell, keeping t n = 6 nm and t top = 7 nm and retaining the same parameters used in Section II-C, which are similar to those extracted from the experimental data and in good agreement with those in [14] and [26] . ΔV T was measured from the neutral state during program and from a programmed V T shift of 6 V during erase. Fig. 13 shows the iso-ΔV T curves in the t bot −r 0 plot, revealing that a reduction of these parameters accelerates the program/erase dynamics, with a stronger sensitivity to t bot . For a careful cell design, however, these results should be coupled with those shown in Fig. 14 , displaying the iso-ΔV T curves after 10 6 s of data retention at 85
• C from a 6-V programmed state. A nonnegligible increase of the retention loss appears when r 0 is reduced below 5 nm for the whole explored range of t bot , making it clear that a tradeoff must be considered.
IV. CONCLUSION
This paper has presented a physics-based analytical model for the transient operation of GAA-CT cells, based on an FN tunneling through an effective barrier which captures the cylindrical geometry. The model represents a computationally efficient tool for the electrical investigation of the GAA-CT memory technology.
APPENDIX
The expressions for the constants C i (i = 1−3) appearing in (2) are 
